HDLbits
Browse Problems

Verilog Language/Modules: Hierarchy

Carry-Select Adder

hard
modulesaddercarry-select

Return the exact unsigned sum of the two eight-bit inputs, including the ninth carry bit. A carry-select architecture may compute upper partial sums for both possible carry-in values.