HDLbits
Browse Problems

Verilog Language/Modules: Hierarchy

Adder-Subtractor

medium
modulesaddersubtractor

Compute a+b when subtract is low and a-b when it is high. Keep a 9-bit result so carry or borrow is represented.