Verilog Language/Modules: Hierarchy
Produce the 17-bit unsigned result a + b + cin, retaining carry out.
a + b + cin
