Verilog Language/Modules: Hierarchy
Compute the full unsigned sum of a and b, including carry out.
a
b
