HDLbits
Browse Problems

Circuits/Sequential Logic

Q8: Design a Mealy FSM

medium
fsmmealysequence-detector

Sample one bit per cycle. Assert y when the current input completes 1101, and retain the longest suffix that can begin another match. Reset clears the detector.