HDLbits
Browse Problems

Circuits/Sequential Logic

Q3a: FSM State Register

medium
fsmstate-register

Reset to idle. A request advances to busy; busy lasts one cycle, then the controller enters done for one cycle before returning to idle. Encode states as 00, 01, and 10.