HDLbits
Browse Problems

Circuits/Sequential Logic

Serial Receiver with Parity Checking

hard
fsmserialparityreceiver

Capture eight LSB-first data bits, an odd parity bit, and a high stop bit. Pulse valid for a valid frame and parity_error when the stop bit is good but total data-plus-parity parity is even.