Circuits/Sequential Logic
Assert busy for state 01 and done for state 10. Both outputs are low in all other states.
busy
01
done
10
