HDLbits
Browse Problems

Verilog Language/Vectors

Vector Reversal

easy
vectorsconcatenation

Connect each bit of in_bus to the opposite position in out_bus: input bit 0 becomes output bit 7, and input bit 7 becomes output bit 0.