Verilog Language/Vectors
Pack the four input bits into out_bus, with a at bit 3 and d at bit 0.
out_bus
a
d
