Verilog Language/Vectors
Swap the two four-bit halves of the input vector. Preserve bit order within each nibble.
