HDL
bits
Browse Problems
Start Practicing
Verilog Language
/
Vectors
More Replication
easy
vectors
concatenation
replication
Copy
in_bus
into each of the four nibbles of
out_bus
.
Previous Question
←
Vectors in More Detail
Next Question
Instantiate a Submodule by Name
→
