Verilog Language/Procedures
While enable is high, q follows d. When enable goes low, q retains the last sampled value.
enable
q
d
