HDL
bits
Browse Problems
Start Practicing
Verilog Language
/
Procedures
Conditional Selection
easy
procedures
conditional
multiplexer
When
sel
is low, route
a
to
y
; when it is high, route
b
to
y
.
Previous Question
←
Min/Max of Four Values
Next Question
Transparent Latch
→
