HDLbits
Browse Problems

Circuits/Sequential Logic

Slow Decade Counter

medium
counterclock-dividersequential

Generate a one-cycle tick once every ten clock cycles. Advance the decimal count from 0 through 9 only on each tick, wrapping back to zero. Reset clears both stages.