HDLbits
Browse Problems

Circuits/Sequential Logic

4-Digit Decimal Counter

hard
counterbcdsequential

Count in decimal when enable is high. Synchronously reset to 0000 and wrap from 9999 to 0000. Each output nibble represents one decimal digit, least-significant first.