HDLbits
Browse Problems

Circuits/Sequential Logic

Simple FSM 1 (Synchronous Reset)

medium
fsmsynchronous-resetsequential

At each rising edge, reset the machine to idle if reset is high; otherwise set the active state to the sampled value of x. Output y is high in the active state.