HDLbits
Browse Problems

Circuits/Sequential Logic

Simple FSM 1 (Asynchronous Reset)

medium
fsmasynchronous-resetsequential

The machine enters its active state when x is high at a clock edge and returns idle when x is low. y reflects the current state. Reset acts immediately, independent of the clock.