HDLbits
Browse Problems

Circuits/Building Larger Circuits

4-Bit Shift Register and Down Counter

medium
shift-registercountersequential

On load, capture parallel_in and initialize the count from it. On each shift, shift the word left and decrement the count until zero. Reset clears both registers.