Sample one input bit each rising edge. Assert detected for one cycle when the most recently received bits form 1101. Reset returns the detector to its initial state.
Sample one input bit each rising edge. Assert detected for one cycle when the most recently received bits form 1101. Reset returns the detector to its initial state.