HDLbits
Browse Problems

Verilog Language/Procedures

Clocked Register

easy
proceduressequentialregister

Build a one-bit register. It samples d on every rising edge of clk and holds that value until the next edge.