HDLbits
Browse Problems

Verilog Language/Procedures

Avoiding Latches

easy
procedurescombinationallatch-avoidance

Every input combination must assign y. Select a when sel is zero and b otherwise; do not retain an old output value.