The intended module chain computes t = a XOR b and then y = t AND c. Keep each stage’s signals connected to the correct port.
The intended module chain computes t = a XOR b and then y = t AND c. Keep each stage’s signals connected to the correct port.