HDLbits
Browse Problems

Verilog Language/Modules: Hierarchy

Connecting Ports by Name

easy
modulesportsvectors

Connect the four-bit input bus to the output bus without changing bit order. The named signals represent matching ports in a module connection.