HDLbits
Browse Problems

Verilog Language/Basics

Declaring Wires

easy
basicssignalscombinational

Declare an internal one-bit signal. First AND a and b into that signal, then OR the intermediate result with c to produce y.