HDLbits
Browse Problems

Verification/Reading Simulations

Find the Bug: NAND Gate

easy
debugginggates

The intended output is high for every input combination except a=b=1. Implement that NAND behavior.