Cycle through states 0, 1, and 2 on enabled clock edges. Reset synchronously to state 0; state 3 is unused.
