HDLbits
Browse Problems

Circuits/Sequential Logic

Sequence Recognition

medium
fsmsequence-detectorsequential

Sample one bit per rising edge. Pulse found for one cycle whenever the latest five sampled bits equal 00101; overlapping matches are allowed. Reset clears the history.