DFF with Synchronous Reset

At a rising clock edge, clear the stored bit when reset is high; otherwise capture d. Reset does not affect the output between edges.