Implement a rising-edge-triggered D flip-flop. The output retains its previous value between clock edges.
