Increment the output on every rising clock edge. Synchronous reset sets the count to zero; natural four-bit overflow wraps back to zero.
Increment the output on every rising clock edge. Synchronous reset sets the count to zero; natural four-bit overflow wraps back to zero.