Circuits/Combinational Logic
Implement two independent gates: y1 is the NAND of a and b; y2 is the NOR of c and d.
y1
a
b
y2
c
d
